

# **ADSP-21160**

## **SHARC DSP Hardware Reference**

First Edition, November 1999

Part Number  
82-001966-01

Analog Devices, Inc.  
Digital Signal Processor Division  
One Technology Way  
Norwood, Mass. 02062-9106

## **Copyright Information**

©1996–1999 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

## **Disclaimer**

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

## **Trademark and Service Mark Notice**

The Analog Devices logo, SHARC, the SHARC logo, VisualDSP, the VisualDSP logo, EZ-ICE, and EZ-LAB are registered trademarks; and TigerSHARC, the White Mountain logo, Apex-ICE, Mountain-ICE, Mountain-ICE/WS, Summit-ICE, Trek-ICE, Vista-ICE, and The DSP Collaborative are trademarks of Analog Devices, Inc.

Microsoft and Windows are registered trademarks and Windows NT is a trademark of Microsoft Corporation.

Adobe and Acrobat are registered trademarks of Adobe Corporation.

All other brand and product names are trademarks or service marks of their respective owners.

# CONTENTS

## INTRODUCTION

Purpose .....	1-1
Audience .....	1-1
Overview—Why Floating-Point DSP? .....	1-2
ADSP-21160 Design Advantages .....	1-2
ADSP-21160 Architecture Overview .....	1-6
Processor Core .....	1-6
Processor Peripherals .....	1-11
JTAG Port .....	1-15
Development Tools .....	1-16
Differences From Previous SHARC DSPs .....	1-18
Processor Core Enhancements .....	1-18
Processor Internal Bus Enhancements .....	1-19
Memory Organization Enhancements .....	1-20
External Port Enhancements .....	1-20
IO Architecture Enhancements .....	1-21
Instruction Set Enhancements .....	1-22

# CONTENTS

For More Information About Analog Products .....	1-22
For Technical or Customer Support .....	1-23
What's New in This Manual .....	1-23
Related Documents .....	1-24
Conventions .....	1-25

## PROCESSING ELEMENTS

Overview .....	2-1
Setting Computational Modes .....	2-3
32-bit (Normal Word) Floating-Point Format .....	2-3
40-bit Floating-Point Format .....	2-4
16-bit (Short Word) Floating-Point Format .....	2-5
32-Bit Fixed-Point Format .....	2-5
Rounding Mode .....	2-6
Using Computational Status .....	2-7
Arithmetic Logic Unit (ALU) .....	2-7
ALU Operation .....	2-8
ALU Saturation .....	2-9
ALU Status Flags .....	2-9
ALU Instruction Summary .....	2-10
Multiply—Accumulator (Multiplier) .....	2-13
Multiplier Operation .....	2-14
Multiplier (Fixed-Point) Result Register .....	2-15
Multiplier Status Flags .....	2-18
Multiplier Instruction Summary .....	2-19

Barrel-Shifter (Shifter) .....	2-22
Shifter Operation .....	2-22
Shifter Status Flags .....	2-24
Shifter Instruction Summary .....	2-27
Data Register File .....	2-29
Alternate (Secondary) Data Registers .....	2-31
Multifunction Computations .....	2-32
Secondary Processing Element (PEy) .....	2-36
Dual Compute Units Sets .....	2-38
Dual Register Files .....	2-39
Dual Alternate Registers .....	2-40
SIMD (Computational) Operations .....	2-40
SIMD And Status Flags .....	2-43

## **PROGRAM SEQUENCER**

Overview .....	3-1
Instruction Pipeline .....	3-8
Instruction Cache .....	3-9
Using The Cache .....	3-10
Optimizing Cache Usage .....	3-12
Branches & Sequencing .....	3-13
Conditional Branches .....	3-15
Delayed Branches .....	3-15
Loops & Sequencing .....	3-19
Restrictions On Ending Loops .....	3-22

# CONTENTS

Restrictions On Short Loops .....	3-23
Loop Address Stack .....	3-28
Loop Counter Stack .....	3-29
Interrupts & Sequencing .....	3-31
Sensing Interrupts .....	3-39
Masking Interrupts .....	3-40
Latching Interrupts .....	3-41
Stacking Status During Interrupts .....	3-43
Nesting Interrupts .....	3-44
Re-using Interrupts .....	3-46
Interrupting IDLE .....	3-47
Multiprocessing Interrupts .....	3-48
Timer & Sequencing .....	3-48
Stacks & Sequencing .....	3-51
Conditional Sequencing .....	3-52
SIMD Mode & Sequencing .....	3-56
Conditional Compute Operations .....	3-56
Conditional Branches & Loops .....	3-57
Conditional Data Moves .....	3-58
Conditional DAG Operations .....	3-59

## DATA ADDRESS GENERATORS

Overview .....	4-1
Setting DAG Modes .....	4-2
Circular Buffering Mode .....	4-4

Broadcast Loading Mode .....	4-5
Alternate (Secondary) DAG Registers .....	4-6
Bit-reverse Addressing Mode .....	4-8
Using DAG Status .....	4-9
DAG Operations .....	4-10
Addressing With DAGs .....	4-10
Addressing Circular Buffers .....	4-12
Modifying DAG Registers .....	4-17
Addressing in SISD & SIMD Modes .....	4-17
DAGs, Registers, & Memory .....	4-18
DAG Register-to-bus Alignment .....	4-19
DAG Register Transfer Restrictions .....	4-20
DAG Instruction Summary .....	4-23

## MEMORY

Overview .....	5-1
Internal Address and Data Buses .....	5-6
Internal Data Bus Exchange .....	5-7
ADSP-21160 Memory Map .....	5-12
Internal Memory .....	5-14
Multiprocessor Memory .....	5-17
External Memory .....	5-19
Shadow Write FIFO .....	5-21
Memory Organization & Word Size .....	5-22

# CONTENTS

Setting Data Access Modes .....	5-28
Using Boot Memory .....	5-29
Internal Interrupt Vector Table .....	5-31
Internal Memory Block Data Width .....	5-32
Memory Bank Size .....	5-33
External Bus Priority .....	5-33
Secondary processor element (PEy) .....	5-34
Broadcast register loads .....	5-34
Illegal I/O Processor Register Access .....	5-35
Unaligned 64-bit Memory Access .....	5-36
External Bank X Access Mode .....	5-36
External Bank X Waitstates .....	5-37
External (Bank 0) DRAM Page Size .....	5-38
Using Memory Access Status .....	5-39
Accessing Memory .....	5-40
Access Word Size .....	5-41
SISD, SIMD, and Broadcast Load Modes .....	5-45
Single- and Dual-Data Accesses .....	5-46
Data Access Options .....	5-46
Arranging Data in Memory .....	5-85

## I/O PROCESSOR

Overview .....	6-1
Setting I/O Processor—EPort Modes .....	6-13
Boot Memory DMA Mode .....	6-16



External Port Buffer Modes .....	6-16
External Port Channel Priority Modes .....	6-18
External Port Channel Transfer Modes .....	6-20
External Port Channel Handshake Modes .....	6-22
Setting I/O Processor—LPort Modes .....	6-43
Link Port Buffer Modes .....	6-45
Link Port Channel Priority Modes .....	6-46
Link Port Channel Transfer Modes .....	6-49
Setting I/O Processor—SPort Modes .....	6-50
Serial Port Buffer Modes .....	6-52
Serial Port Channel Priority Modes .....	6-53
Serial Port Channel Transfer Modes .....	6-53
Using I/O Processor Status .....	6-54
External Port Status .....	6-57
Link Port Status .....	6-61
Serial Port Status .....	6-64
DMA Controller Operation .....	6-67
Managing DMA Channel Priority .....	6-68
Chaining DMA Processes .....	6-71
External Port DMA .....	6-75
Setting up External Port DMA .....	6-76
Bootloading Through The External Port .....	6-77
Link Port DMA .....	6-82
Setting up Link Port DMA .....	6-82

## CONTENTS

Using Two-Dimensional Link Port DMA .....	6-84
Bootloading Through The Link Port .....	6-89
Serial Port DMA .....	6-91
Setting up Serial Port DMA .....	6-91
Using Two-Dimensional Serial Port DMA .....	6-93
Optimizing DMA Throughput .....	6-94
Internal Memory DMA .....	6-94
External Memory DMA .....	6-94
System-Level Considerations. ....	6-98

## EXTERNAL PORT

Overview .....	7-1
Setting External Port Modes .....	7-1
External Memory Interface .....	7-3
Banked External Memory .....	7-12
Unbanked External Memory .....	7-12
Boot Memory .....	7-13
DRAM Page Boundary Detection .....	7-16
Timing External Memory Accesses .....	7-19
Using External SBSRAM .....	7-43
Executing Instructions From External Memory .....	7-49
Host Processor Interface .....	7-51
Acquiring the Bus .....	7-55
Asynchronous Transfers .....	7-59
Asynchronous Transfer Timing .....	7-61

Synchronous Transfers .....	7-64
Host Interface Deadlock Resolution With SBTS .....	7-67
Slave Direct Reads and Writes .....	7-68
Host Direct Writes & Reads .....	7-70
Broadcast Writes .....	7-72
Shadow Write FIFO .....	7-73
Data Transfers Through the EPBx Buffers .....	7-73
DMA Transfers .....	7-74
Host Data Packing .....	7-74
Host Interface Status .....	7-79
Interprocessor Messages and Vector Interrupts .....	7-79
System Bus Interfacing .....	7-81
Multiprocessor (DSPs) Interface .....	7-91
Multiprocessing System Architectures .....	7-94
Multiprocessor Bus Arbitration .....	7-98
Bus Synchronization After Reset .....	7-108
Bootting Another DSP .....	7-112
Multiprocessor Direct Writes & Reads .....	7-112
Broadcast Writes .....	7-114
Shadow Write FIFO .....	7-117
Data transfers through the EPBx Buffers .....	7-117
Bus Lock & Semaphores .....	7-118
Interprocessor Messages & Vector Interrupts .....	7-120

# CONTENTS

## LINK PORTS

Overview .....	8-1
Link Port To Link Buffer Assignment .....	8-3
Link Port DMA Channels .....	8-3
Link Port Booting .....	8-3
Setting Link Port Modes .....	8-4
Link Data Path (& Compatibility) Modes .....	8-6
Using Link Port Handshake Signals .....	8-7
Using Link Buffers .....	8-9
Core Processor Access To Link Buffers .....	8-10
Host Processor Access To Link Buffers .....	8-10
Using Link Port DMA .....	8-10
Using Link Port Interrupts .....	8-11
Link Port Interrupts With DMA Enabled .....	8-12
Link Port Interrupts With DMA Disabled .....	8-12
Link Port Service Request Interrupts (LSRQ) .....	8-13
Detecting Errors On Link Transmissions .....	8-15
Using Token Passing With Link Ports .....	8-16
Designing Link Port Systems .....	8-19
Terminations For Link Transmission Lines .....	8-19
Peripheral I/O Using Link Ports .....	8-20
Data Flow Multiprocessing With Link Ports .....	8-21

**SERIAL PORTS**

Overview ..... 9-1

    SPORT Interrupts ..... 9-5

    SPORT Reset ..... 9-6

Setting Serial Port Modes ..... 9-6

    Transmit & Receive Control Registers (STCTL, SRCTL) ..... 9-9

    Register Writes & Effect Latency ..... 9-12

    Transmit & Receive Data Buffers (TX, RX) ..... 9-12

    Clock & Frame Sync Frequencies (TDIV, RDIV) ..... 9-14

    Data Word Formats ..... 9-16

    Clock Signal Options ..... 9-20

    Frame Sync Options ..... 9-21

    SPORT Loopback ..... 9-26

    Multichannel Operation ..... 9-27

Moving Data Between SPORTS & Memory ..... 9-35

    DMA Block Transfers ..... 9-35

    Single-Word Transfers ..... 9-37

SPORT Pin/Line Terminations ..... 9-38

**JTAG TEST-EMULATION PORT**

Overview ..... 10-1

JTAG Test Access Port ..... 10-3

Instruction Register ..... 10-4

    EMUPMD Shift Register ..... 10-7

## CONTENTS

EMUPX Shift Register .....	10-7
EMU64PX Shift Register .....	10-7
EMUPC Shift Register .....	10-8
EMUCTL Shift Register .....	10-8
EMUSTAT Shift Register .....	10-12
BRKSTAT Shift Register .....	10-13
MEMTST Shift Register .....	10-14
PS <sub>x</sub> , DM <sub>x</sub> , IO <sub>x</sub> , & EP <sub>x</sub> (Breakpoint) Registers .....	10-14
EMUN Register .....	10-17
EMUCLK & EMUCLK2 Registers .....	10-17
EMUIDLE Instruction .....	10-18
In Circuit Signal Analyzer (ICSA) Function .....	10-18
Boundary Register .....	10-19
Device Identification Register .....	10-33
Built-in Self-test Operation (BIST) .....	10-33
Private Instructions .....	10-33
References .....	10-34

## SYSTEM DESIGN

Overview .....	11-1
DSP Pin Descriptions .....	11-2
Pin States At Reset .....	11-12
Clock Derivation .....	11-15
$\overline{\text{RESET}}$ & CLKIN .....	11-17
Interrupt & Timer Pins .....	11-19

Flag Pins .....	11-20
JTAG Interface Pins .....	11-22
Designing For Emulation .....	11-22
Target Board Connector For EZ-ICE Probe .....	11-23
Conditioning Input Signals .....	11-27
Glitch Rejection Circuits .....	11-27
Link Port Input Filter Circuits .....	11-28
$\overline{\text{RESET}}$ Input Hysteresis .....	11-28
Designing For High Frequency Operation .....	11-29
Clock Specifications & Jitter .....	11-30
Clock Distribution .....	11-31
Point-To-Point Connections .....	11-32
Signal Integrity .....	11-33
Other Recommendations & Suggestions .....	11-36
Decoupling Capacitors & Ground Planes .....	11-38
Oscilloscope Probes .....	11-38
Recommended Reading .....	11-40
Booting Single & Multiple Processors .....	11-40
Multiprocessor Host Booting .....	11-41
Multiprocessor EPROM Booting .....	11-41
Multiprocessor Link Port Booting .....	11-42
Multiprocessor Booting From External Memory .....	11-43

# CONTENTS

## REGISTERS

Overview .....	A-1
Control & Status System Registers .....	A-2
Mode Control 1 Register (MODE1) .....	A-3
Mode Mask Register (MMASK) .....	A-6
Mode Control 2 Register (MODE2) .....	A-7
Arithmetic Status Registers (ASTATx & ASTATy) .....	A-9
Sticky Status Registers (STKYx & STKYy) .....	A-15
User-Defined Status Registers (USTATx) .....	A-18
Processing Element Registers .....	A-19
Data File Data Registers (Rx, Fx, Sx) .....	A-19
Multiplier Results Registers (MRFx, MRBx) .....	A-20
Program Memory Bus Exchange Register (PX) .....	A-20
Program Sequencer Registers .....	A-21
Interrupt Latch Register (IRPTL) .....	A-23
Interrupt Mask Register (IMASK) .....	A-28
Interrupt Mask Pointer Register (IMASKP) .....	A-29
Link Port Interrupt Register (LIRPTL) .....	A-29
Flag Value Register (FLAGS) .....	A-33
Program Counter Register (PC) .....	A-34
Program Counter Stack Register (PCSTK) .....	A-36
Program Counter Stack Pointer Register (PCSTKP) .....	A-37
Fetch Address Register (FADDR) .....	A-37
Decode Address Register (DADDR) .....	A-37



Loop Address Stack Register (LADDR) .....	A-37
Current Loop Counter Register (CURLCNTR) .....	A-38
Loop Counter Register (LCNTR) .....	A-38
Timer Period Register (TPERIOD) .....	A-39
Timer Count Register (TCOUNT) .....	A-39
Data Address Generator Registers .....	A-40
Index Registers (Ix) .....	A-40
Modify Registers (Mx) .....	A-40
Length & Base Register (Lx,Bx) .....	A-41
I/O Processor Registers .....	A-42
System Configuration Register (SYSCON) .....	A-56
Vector Interrupt Address Register (VIRPT) .....	A-59
External Memory Waitstate & Access Mode Register (WAIT) .....	A-59
System Status Register (SYSTAT) .....	A-63
External Port DMA Buffer Registers (EPBx) .....	A-65
Message Registers (MSGRx) .....	A-65
PC Shadow Register (PC_SHDW) .....	A-65
MODE2 Shadow Register (MODE2_SHDW) .....	A-65
Bus Time-Out Maximum Register (BMAX) .....	A-66
Bus (Time-Out) Counter Register (BCNT) .....	A-66
Address of Last DRAM Page Register (ELAST) .....	A-66
External Port DMA Control Registers (DMACx) .....	A-66
Internal Memory DMA Index Registers (IIx) .....	A-72
Internal Memory DMA Modifier Registers (IMx) .....	A-72

# CONTENTS

Internal Memory DMA Count Registers (Cx) .....	A-73
Chain Pointer For Next DMA TCB Registers (CPx) .....	A-73
General Purpose DMA Registers (GPx, DBx, DAx) .....	A-73
DMA Channel Status Register (DMASTAT) .....	A-74
External Memory DMA Index Registers (EIx) .....	A-74
External Memory DMA Modifier Registers (EMx) .....	A-75
External Memory DMA Count Registers (ECx) .....	A-75
Link Port Buffer Registers (LBUFx) .....	A-75
Link Port Buffer Control Registers (LCTLx) .....	A-76
Link Port Common Control Register (LCOM) .....	A-79
Link Port Assignment Register (LAR) .....	A-81
Link Port Service Request & Mask Register (LSRQ) .....	A-82
Link Port Path Registers (LPATHx) .....	A-85
Link Port Path Counter Register (LPCNT) .....	A-86
Link Port Constant Registers (CNSTx) .....	A-86
SPORT Serial Transmit Control Registers (STCTLx) .....	A-86
SPORT Serial Receive Control Registers (SRCTLx) .....	A-89
SPORT Transmit Buffer Registers (TXx) .....	A-92
SPORT Receive Buffer Registers (RXx) .....	A-93
SPORT Transmit Divisor Registers (TDIVx) .....	A-93
SPORT Transmit Count Registers (TCNTx) .....	A-93
SPORT Receive Divisor Registers (RDIVx) .....	A-94
SPORT Receive Count Registers (RCNTx) .....	A-94
SPORT Transmit Select Registers (MTCSx) .....	A-94

SPORT Receive Select Registers (MRCSx) .....	A-95
SPORT Transmit Compand Registers (MTCCSx) .....	A-95
SPORT Receive Compand Register (MRCCSx) .....	A-95
SPORT Receive Comparison and Mask Registers (KEYWDx and KEYMASKx) .....	A-96
SPORT Serial Path Length Registers (SPATHx) .....	A-96
SPORT Serial Path Counter Registers (SPCNTx) .....	A-96
Register & Bit #Defines File (def21160.h) .....	A-98

## **INTERRUPT VECTOR ADDRESSES**

Interrupt Vector Table .....	B-1
------------------------------	-----

## **NUMERIC FORMATS**

Overview .....	C-1
IEEE Single-Precision Floating-point Data Format .....	C-1
Extended Precision Floating-point Format .....	C-3
Short Word Floating-point Format .....	C-3
Packing For Floating-point Data .....	C-4
Fixed-point Formats .....	C-6

## **GLOSSARY**

Terms .....	G-1
-------------	-----

## **INDEX**

# CONTENTS